• Parasitic Extraction Examples

    Utmost IV Examples

01 : Hierarchical/Flat Netlist Extraction

Minimum Required Versions: Expert 5.2204.3.C, Hipex 3.8.8.R

This example demonstrates running Hipex Netlist Extraction on a layout in the Expert interactive layout environment

1: Setting up Hipex with Expert

First start the Expert layout editor(either with the command expert or by clicking the "Expert" icon). From the main menu bar at the top, click File->Open to pop up the Load Project menu, navigate to the directory into which the hipex_ex01.eld design database file was downloaded and Open it. This will call up the Open Cell(s) menus, and here double-click mux4, the top-level cell. By default this shows the hierarchical view of the design; you can see the full details ( figure1 ) by clicking View->Cell View->Flat.

The next step is to load the required Hipex technology files and change any settings to customize the extraction. From the main Expert menu, click Verification->Extraction->Setup ; this pops up the "Layout Parameter Extraction Setup" panel (see figure2 with Cell Explosion page shown). The pages within this panel are accessed using the menu on the left.

The first page, Layout , shows the Database file and Top cell; by default these are set to the currently open database and cell. The second page, Node Names , controls how instance and net names are derived. Specifying Global node names (eg, VSS for Ground) will cause those names to be declared as *.GLOBAL in the extracted netlist. The third page, ERC , controls the ERC checks (eg. Opens, shorts) which are done during the extraction; for example you might want to disable reporting of dangling nodes if there are a lot of them and they are know to be harmless. The fourth page, Cell Explosion , controls the extraction of the design hierarchy. You can control the hierarchy for individual cells; this can be useful if, for example, a layout is made up of lots of smaller leaf cells which you do not want shown individually in the extracted netlist, or if individual circuit devices are constructed from several subcells which cannot be extracted separately. The default is to EXPLODE all cells, which has the effect of producing a flat netlist in this simple example; to create a fully hierarchical netlist, click Set all->Hcell. The fifth page, Netlisting, controls the details of the extracted netlists and parasitic files which will be generated. Default filenames for all the possible types of output are generated based of the current design/cell; you can change these and/or set options, for example to output the source/drain areas/perimeter or set a threshold on parasitic capacitances to be shown. Note that this page only controls the details of the output; if does not enable or initiate the actual generation of the output files; this is done at a later stage. The seventh page, Technology, is where you need to specify the technology files for the extractions. For Derived layer generation , select Use external script ,and use the file browser to specify the hipex_ex01_lvs.dsf file previously downloaded. This file controls the generation of device recognition layers from the drawn/mask layers. The other sections are only used for parasitic extraction.

The remained four pages, Parasitic Extraction, Field Solver C-extraction (Stellar), CRC and Backannotation and LVS , specify more advanced options for parasitic extraction

Upon completion all required pages, click OK in the Layout Parameter Extraction Setup Panel.

2: Hipex Net Extraction

The netlist extraction can now be run, with Verification->Extraction->Hipex-Net->Run from the main Expert window. This step is necessary even if only the parasitics are required, because the full connectivity must first be extracted to identify all the nodes. When the netlist extraction has completed a window will popup, inviting you to Close, Open Netlist or Show Detail (ie. show the run log). The Open Netlist option is worth noting; rather than simply showing a text netlist, it opens a Netlist Editor window (see figure3 ), and shows both the text netlist (on the left) and a hierarchy display (on the right). These are linked; clicking on a device in the hierarchy display will highlight the corresponding item in the text netlist. It is also linked to the layout, so clicking on the item in the hierarchy display will also jump to the relevant cell in the Expert layout editor.

It should be noted that there are actually two steps internally for the net extraction; the first step creates a device/connectivity database from the layout and the second step is to create a netlist from this database. It is possible to re-run the second step, the netlist generation, separately, once the device/connectivity database has been created. This step can have different options from the first netlist which is created by default. In settings for this example we set Cell Explosion to Hcell (fully hierarchical), and Hipex generated fully hierarchical netlist. But now we can also create a separate flat netlist with Verification->Extraction->Netlister->Flat Spice Netlist . The netlist created by this command (see figure4 ) is flat, but because it was generated from the hierarchical device/connectivity database, it is shown with hierarchical netnames and commented to show the hierarchical source of each device. If, on the other hand, we had left Cell Explosion as Explode , the device/connectivity database would be flat and the resulting netlist would always be flat with no hierarchy information.

NOTE. Most of these netlist operations can also be accessed directly from icons in the menu bars, rather than using the cascading menu commands shown in this text. These icons are not shown by default, but can be enabled easily by Right clicking anywhere in the main Expert toolbars and selecting Toolbars->LPE . In fact, any of the groups of icons for different operations can be enabled/disabled in this way, and by Left-clicking and holding on the small vertical bars in each group of icons, can also be detached and moved anywhere else within the expert window or even outside to the desktop.

Input Files
Graphics
Copyright © 1984 - Silvaco, Inc. All Rights Reserved. | Privacy Policy