

# HVMOS Device SPICE Modeling Service Questionnaire

Please fill out the following questionnaire. The data you provide in this form is necessary for Silvaco to supply you with high quality SPICE models.

## Contact Person in Your Company

(for technical questions)

NAME: \_\_\_\_\_

COMPANY: \_\_\_\_\_

PHONE: \_\_\_\_\_

FAX: \_\_\_\_\_

EMAIL: \_\_\_\_\_

## Package Part or Wafer Information:

For packaged parts please specify package type:

For wafer, please specify:

How many wafers will be supplied?: \_\_\_\_\_

Wafer #: \_\_\_\_\_

Lot#: \_\_\_\_\_

Are the devices in a scribeline or in a drop-in test die?:  
\_\_\_\_\_

Please indicate the gate material of the HVMOS devices:  
\_\_\_\_\_

Please indicate the dielectric permittivity of the gate insulator (e.g. oxide=3.9): \_\_\_\_\_

Is there a substrate contact? \_\_\_\_\_

## Model Type

Please specify the SPICE model type (For example: HiSIM HV, Level 88, etc.)  
\_\_\_\_\_

Please specify the circuit simulator(including the version number) for which the models are generated.  
\_\_\_\_\_

## Bias Conditions

Please specify the maximum bias conditions to apply for MODELING purposes. (Make sure the specified bias conditions are not destructive for the shortest channel length device over the temperature.

	NMOS	PMOS
Max VDS:	_____	_____
Max VGS:	_____	_____
Max VBS:	_____	_____
Max IDS:	_____	_____

Please include measured data plots of IDS/VDSmax @ VBS=0V, IDS/VDSmax @ VBSmax and IDS/VGS @ VBS steps from 0V to VBSmax.

## Breakdown Voltages

BVDS (drain to source): \_\_\_\_\_

BVDB: (drain to bulk): \_\_\_\_\_

BVG: (gate): \_\_\_\_\_

## Process and Layout Related Information

Please provide the following information for the supplied wafer or the packaged parts.

	NMOS	PMOS
TOX:	_____	_____
VT0:	_____	_____
(indicate measurement conditions)		
NCH:	_____	_____
(surface concentration)		
NSUB:	_____	_____
(bulk (below surface) concentration)		
XJH:	_____	_____
(heavily doped region junction depth)		
XJL:	_____	_____
(lightly doped region junction depth)		
HDIF:	_____	_____
(middle of contact to n+/p+ mask edge)		
LDIF:	_____	_____
(length of lightly doped region)		
RSH:	_____	_____
(heavily doped region)		
RD:	_____	_____
(lightly doped region)		
RON:	_____	_____
(on resistance)		

## Temperature Conditions

Please specify the temperature points for devices to be characterized?

(For example: 0 C, 27 C, 85 C):

## Test Chip Information

Please list the HVMOS devices in the test chip. (If there are more than 5 devices please specify only 5 critical devices.):

	NMOS ( $\mu\text{m}$ )		PMOS ( $\mu\text{m}$ )	
	W	L	W	L
1)	_____	_____	_____	_____
2)	_____	_____	_____	_____
3)	_____	_____	_____	_____
4)	_____	_____	_____	_____
5)	_____	_____	_____	_____

(w should include all gate fingers or cylindrical symmetry)

Are there area and periphery diode structures to measure Area (CJ) and Sidewall (CJSW) capacitance? (If yes, please indicate the location of these structures on the test chip.)

---

Are there structures to measure overlap capacitances?

(If yes, please indicate the location of these structures on the test chip.)

---

Is there a Ring Oscillator circuit available for AC model validation? (If yes, please indicate the location of these structures on the test chip.)

---


## Worst Case Corner Information

Please provide the following information for the worst case corner model generation: If the exact numbers are not available please enter the variation in percentage. If data is not available enter: N/A.

	NTYPE			PTYPE		
	min.	typ.	max	min.	typ.	max
TOX	_____	_____	_____	_____	_____	_____
VTO	_____	_____	_____	_____	_____	_____
DL (total diffusion)	_____	_____	_____	_____	_____	_____
DW (total diffusion)	_____	_____	_____	_____	_____	_____
RSH (N+ for NTYPE) (P+ for PTYPE)	_____	_____	_____	_____	_____	_____
IDSAT (specify IDSAT measured bias conditions and device geometry)	_____	_____	_____	_____	_____	_____
Bias Conditions	_____	_____	_____	_____	_____	_____
W/L	_____	_____	_____	_____	_____	_____
CJ	_____	_____	_____	_____	_____	_____
CJSW	_____	_____	_____	_____	_____	_____
CGDO	_____	_____	_____	_____	_____	_____
CGSO	_____	_____	_____	_____	_____	_____

Please add more parameters' variation (such as NCH (surface conc.), NSUB (bulk conc.), UO (mobility), etc.) if available.

For modeling **SYMMETRICAL** structure (HVMOS) devices using HiSIM HV model , the following parameters need to be specified by customers.



**Process parameters:**


- a: TOX (Gate oxide thickness): \_\_\_\_\_
- b: NSUBC (Substrate impurity concentration): \_\_\_\_\_
- c: LDRIFT2 (Length of heavily doped drift region in the source side): \_\_\_\_\_
- d: LDRIFT1 (Length of lightly-doped drift region in the source side): \_\_\_\_\_
- e: LOVERLD (Gate-source overlap length): \_\_\_\_\_
- f: NOVER (Impurity concentration in the source overlap region): \_\_\_\_\_

- g: LOVERLD (Gate-drain overlap length): \_\_\_\_\_
- h: LDRIFT1 (Length of lightly-doped drift region in the drain side): \_\_\_\_\_
- i: LDRIFT2 (Length of heavily doped drift region in the drain side): \_\_\_\_\_
- j: NOVER (Impurity concentration in the drain overlap region) : \_\_\_\_\_
- k: RSHG (Gate sheet resistance) : \_\_\_\_\_

**Geometrical parameters:**

- L (Gate length) : \_\_\_\_\_
- W (Gate width) : \_\_\_\_\_

For modeling **ASYMMETRICAL** structure (LDMOS) devices using HiSIM HV model , the following parameters need to be specified by customers.



**Process parameters:**

- a: TOX (Gate oxide thickness): \_\_\_\_\_
- b: NSUBC (Substrate impurity concentration): \_\_\_\_\_
- c: LOVER (Gate-source overlap length): \_\_\_\_\_
- d: LOVERLD (Gate-drain overlap length): \_\_\_\_\_
- e: LDRIFT1 (Length of lightly-doped drift region): \_\_\_\_\_
- f: LDRIFT2 (Length of heavily doped drift region): \_\_\_\_\_
- g: NOVER (Impurity concentration in the overlap region): \_\_\_\_\_
- h: RSHG (Gate sheet resistance) = \_\_\_\_\_

**Geometrical parameters:**

- L (Gate length) : \_\_\_\_\_
- W (Gate width) : \_\_\_\_\_

**If you have any questions please contact:**

SPICE Modeling Group  
email: [spicemodeling@silvaco.com](mailto:spicemodeling@silvaco.com)

**SILVACO**

**HEADQUARTERS**

4701 Patrick Henry Drive, Bldg. 2  
Santa Clara, CA 95054 USA  
Phone: 408-567-1000  
Fax: 408-496-6080

**CALIFORNIA**

[sales@silvaco.com](mailto:sales@silvaco.com)  
408-567-1000

**MASSACHUSETTS**

[masales@silvaco.com](mailto:masales@silvaco.com)  
978-323-7901

**TEXAS**

[txsales@silvaco.com](mailto:txsales@silvaco.com)  
512-418-2929

**JAPAN**

[jpsales@silvaco.com](mailto:jpsales@silvaco.com)

**EUROPE**

[eusales@silvaco.com](mailto:eusales@silvaco.com)

**KOREA**

[krsales@silvaco.com](mailto:krsales@silvaco.com)

**TAIWAN**

[twsales@silvaco.com](mailto:twsales@silvaco.com)

**SINGAPORE**

[sgsales@silvaco.com](mailto:sgsales@silvaco.com)



[WWW.SILVACO.COM](http://WWW.SILVACO.COM)