

Digital CAD

Product Line Overview




Digital tools for SPICE to Gates, cell library and block characterization, STA, Verilog simulation, and fault analysis.

- **Silos - Verilog Simulator.** Easy-to-use IEEE-1364-2001 compliant Verilog simulator. An industry standard since 1986, its debugging features provide a productive design environment for FPGA, PLD, ASIC and custom digital designs.
- **HyperFault - Mixed-Level Fault Simulator.** Verilog IEEE-1364-2001 compliant fault simulator that analyzes test vectors' ability to detect faults. Supports mixed levels of gate, behavioral, and switch with SDF timing.
- **AccuCell - Cell Characterization and Modeling.** Automated, fast and flexible software tool for characterizing and validating standard cell, I/O and custom cell libraries.
- **AccuCore - Block Characterization, Modeling and STA.** Performs timing characterization of multi-million device circuits and performs block and full-chip STA.
- **Catalyst AD - SPICE Netlist to Verilog Gates Converter.** The premier tool for converting transistor-level designs into verilog gate-level representations with applications in microprocessor, DSP, graphics and high-speed communication markets.
- **Catalyst DA - Verilog Netlist to SPICE Netlist Converter.** Translates a structural Verilog netlist into equivalent SPICE format netlist to be used for layout verification or SPICE simulation.
- **Spider - Place and Route Design Flow.** Netlist-to-GDSII place and route design flow for mainstream physical design and implementation.

SILVACO

Digital CAD Product Line



Catalyst DA

Verilog Netlist to SPICE Netlist Converter

Catalyst AD

SPICE Netlist to Verilog Gates Converter

AccuCore

```

pin (count{0}) {
  direction : input;
  capacitance : 0.282;
  clock : false;
  timing() {
    related_pin : "phi";
    timing_type : "setup_falling";
    rise_constraint (inSlopeClkSlope_3) {
      values {(-1.300, 1.288, 1.290, 1.212, 1.136, \
              -1.342, 1.326, 1.290, 1.252, 1.176, \
              -1.365, 1.349, 1.312, 1.275, 1.199, \
              -1.374, 1.358, 1.322, 1.286, 1.208, \
              -1.376, 1.360, 1.324, 1.286, 1.210)};
    }
    fall_constraint (inSlopeClkSlope_3) {
      values {(-1.290, 1.274, 1.238, 1.200, 1.124, \
              -1.340, 1.324, 1.288, 1.250, 1.174, \
              -1.380, 1.364, 1.328, 1.290, 1.214, \
              -1.423, 1.407, 1.371, 1.333, 1.257, \
              -1.456, 1.440, 1.404, 1.366, 1.290)};
    }
  }
}
    
```

Block Characterization, Modeling and STA

Silos

Verilog Simulator

Hyperfault

Mixed-Level Fault Simulator

AccuCell

Cell Characterization and Modeling

Spider

Place and Route Design Flow

SILVACO

HEADQUARTERS

4701 Patrick Henry Drive, Bldg. 2

Santa Clara, CA 95054 USA

Phone: 408-567-1000

Fax: 408-496-6080

CALIFORNIA

sales@silvaco.com

408-567-1000

MASSACHUSETTS

masales@silvaco.com

978-323-7901

TEXAS

txsales@silvaco.com

512-418-2929

JAPAN

jpsales@silvaco.com

EUROPE

eusales@silvaco.com

KOREA

krsales@silvaco.com

TAIWAN

twsales@silvaco.com

SINGAPORE

sgsales@silvaco.com



WWW.SILVACO.COM

Rev 042513_08