

Custom IC CAD

Product Line Overview








IC layout, DRC/LVS verification, and RC parasitic extraction environment for analog, mixed-signal and RF design engineers.

- **Expert – Layout Editor.** Hierarchical IC layout editor with full editing features, large capacity and fast layout viewing.
- **Guardian - DRC/LVS/NET Physical Verification.** Provides interactive and batch mode verification of analog, mixed signal and RF IC designs.
- **Hipex - Full-Chip Parasitic Extraction.** Performs extraction of parasitic capacitances and resistances from hierarchical layouts.
- **Clarity RLC - RLC Netlist Reduction** Performs reduction of linear parasitic RLC elements in extracted netlists. Based on Scattering-Parameter-Based Macromodeling and Time Domain methods.

SILVACO

Custom IC CAD Product Line



SILVACO

HEADQUARTERS

4701 Patrick Henry Drive, Bldg. 2

Santa Clara, CA 95054 USA

Phone: 408-567-1000

Fax: 408-496-6080

CALIFORNIA

sales@silvaco.com

408-567-1000

MASSACHUSETTS

masales@silvaco.com

978-323-7901

TEXAS

txsales@silvaco.com

512-418-2929

JAPAN

jpsales@silvaco.com

EUROPE

eusales@silvaco.com

KOREA

krsales@silvaco.com

TAIWAN

twsales@silvaco.com

SINGAPORE

sgsales@silvaco.com



WWW.SILVACO.COM

Rev. 042413_17