Silvaco uses cookies to improve your user experience and to provide you with content we believe will be of interest to you. Learn detailed information on Privacy Policy. By using this website, you consent to the use of our cookies.
Silvaco Logo
  • ENGLISH
  • 日本語
  • 简体
  • 한국어
  • |
  • CONTACT US
  • Tools
      • Product Overview
        • TCAD
      • Overview
      • Process Simulation
      • Device Simulation
      • Interactive Tools
      • Virtual Wafer Fab
        • PARASITIC EXTRACTION
      • Overview
      • RC Extractor for Realistic 3D Structures
      • Full Chip LPE Rule File Generator
      • 3D RF Passive Device Modeling
        SPICE Simulation
      • Overview
      • Parallel SPICE Simulator
      • Analog/Mixed-Signal Simulator
      • RF Circuit Simulator
      • Waveform Viewer
      • Verlilog-A Environment
      • Fast Circuit Simulator
        • SPICE MODEL EXTRACTION
      • Device Characterization and SPICE Modeling
      • Statistical Parameter and Yield Analysis
      • Device Modeling for New Technologies
        • LIBRARY/MEMORY CHARACTERIZATION
      • Cell Characterization and Modeling
      • Block Characterization, Modeling and STA
        ANALOG/CUSTOM DESIGN
      • Overview
      • Schematic Editor
      • Layout Editor
      • DRC/LVS/NET Physical Verification
      • Full-Chip Parasitic Extraction
      • Silvaco Library Platform
        • Extracted Netlist Analysis & Reduction
      • Overview
        • DIGITAL DESIGN
      • Overview
      • Verilog Simulator
      • Mixed-Level Fault Simulator
      • SPICE Netlist to Verilog Gates Converter
      • Verilog Netlist to SPICE Netlist Converter
      • Place and Route Design Flow
        POWER INTEGRITY SIGNOFF
      • Power-EM/IR-Thermal
        • VARIATION-AWARE DESIGN
      • Overview
        • PDKs
      • Overview
      • Latest Baseline
        • PRODUCT EXAMPLES
      • Overview
        • LICENSING
      • Overview
  • IP
      • Microprocessors
      • Coldfire
      • Power
      • 16-Bit
      • 8-Bit
      • Foundation IP
        Standard Interfaces
      • USB
      • MIPI
      • Automotive
      • General
        AMBA Cores
      • Infrastructure Cores
      • AHB Cores
      • APB Cores
      • AXI Cores
        Subsystems/Platforms
      • I3C Sensor Subsystem
      • AHB Low Power Subsystem 
      • AHB Performance Subsystem 
      • AXI Performance Subsystem 
        • Specialty Functions
      • Data Encryption Standard 
      • Advanced Encryption Standard
      • AES with DMA
  • Solutions
    • Overview
    • Display
    • Power
    • Reliability
    • Optical
    • Advanced Process Development
    • Analog/HSIO Design
    • Library/Memory Design
    • Xena IP Management
  • Services
    • Overview
    • SPICE Modeling
    • PDK Development
    • TCAD Services
    • Library Design Services
    • Library Characterization Services
  • SUPPORT
    • DOWNLOAD & SUPPORT
    • TECHNICAL LIBRARY
  • Events
    • News
    • Events
    • Webinars
  • Corporate
    • About Us
    • Management
    • Partners
    • Ecosystem
    • SURGE
    • Careers
    • Goverment Program
    • University Program
    • Contact Us
    • 30 Years in Business

Contact Us

If you have a support question, please click here

CORPORATE
  • About Us
  • News
  • Management
  • Partners
  • Careers
  • Conferences
  • Goverment Programs
  • Locations/Contact Us
Solutions
  • Overview
  • Display
  • Power
  • Reliability
  • Optical
  • Advanced Process Development
  • Analog/HSIO Design
  • Library/Memory Design
Technical Library
  • Publications
  • Webinars

University Program
  • Overview
  • Partners

Follow Us

  • Linkedin
  • Facebook
  • Twitter
  • YouTube
Copyright © 1984 - Silvaco, Inc. - Trademarks - Privacy Policy