


2.4GHz Integer PLL

Overview

This is a dual supply voltage integer Phase Locked Loop (PLL). It generates an output clock which is determined by a 6-bit pre-divider, 10-bit main-divider, and 3-bit scaler. The input clock bypass mode, lock detection, and glitch-free function are available.

Key Features

- 8nm low power CMOS device technology
- 1.8V, and 0.85V to 0.75V dual power supply
- Operation junction temperature: -40 to 125°C
- Input frequency range: 4MHz to 300MHz
- Output frequency range: 18.75MHz to 2.4GHz
- Period jitter: $\pm 1.5\%$ of VCO clock period
- Output clock duty ratio: 47 to 53%
- Glitch-free post-divider / lock detector / input bypass mode (FOUT=FIN)



Deliverables

- Datasheet
- User guide
- Verilog model
- Timing DK
- CDL netlist
- Layout (GDSII or OAS)

Applications

- Mobile/Consumer/Network

SAMSUNG Foundry

For more information, please contact us at IP@silvaco.com.

©Copyright Silvaco, Inc. All rights reserved. Silvaco is a registered trademark of Silvaco, Inc. Samsung Foundry is a trademark of Samsung Electronics Co. Ltd. All other names mentioned herein are trademarks or registered trademark of their respective owners.

All information provided is for reference purposes only and may be changed without notice.

SILVACO

HEADQUARTERS

2811 Mission College Boulevard, 6th Floor
Santa Clara, CA 95054

Phone: 408-567-1000

Fax: 408-496-6080



CALIFORNIA

sales@silvaco.com
408-567-1000

MASSACHUSETTS

masales@silvaco.com
978-323-7901

TEXAS

txsales@silvaco.com
512-418-2929

JAPAN

jpsales@silvaco.com

EUROPE

eusales@silvaco.com

FRANCE

eusales@silvaco.com

KOREA

krsales@silvaco.com

TAIWAN

twsales@silvaco.com

SINGAPORE

sgsales@silvaco.com

CHINA

cnsales@silvaco.com

WWW.SILVACO.COM

Rev 012720_02
71410