


100MHz Low Jitter PLL

Overview

This is a dual supply voltage integer Phase Locked Loop (PLL). It generates an output clock which is determined by a 6-bit input divider, 10-bit feedback divider and 3-bit post-divider. The input clock bypass mode, lock detection and glitch-free function are available.

Key Features

- 14nm Low Power CMOS device technology
- 1.8V, 0.9V to 0.8V dual power supply
- Operation junction temperature (T_j): -40 to 125°C
- Input frequency range: 24MHz/26MHz
- Output frequency range: 100MHz
- Phase Jitter (applying PCIe Standards Masks):
- PCIe Gen1 < 86pspp, PCIe Gen2 < 3.1psrms, PCIe Gen3 < 1.0psrms
- Output clock duty ratio: 48 to 52%
- Glitch-free scaler / Input bypass mode ($F_{OUT}=F_{IN}$)



Deliverables

- Datasheet
- User Guide
- Verilog model
- Timing DK
- CDL netlist
- Layout (GDSII or OAS)

Applications

- Mobile/Consumer

SAMSUNG Foundry

For more information, please contact us at IP@silvaco.com.

©Copyright Silvaco, Inc. All rights reserved. Silvaco is a registered trademark of Silvaco, Inc. Samsung Foundry is a trademark of Samsung Electronics Co. Ltd. All other names mentioned herein are trademarks or registered trademark of their respective owners.

All information provided is for reference purposes only and may be changed without notice.

SILVACO

HEADQUARTERS

2811 Mission College Boulevard, 6th Floor
Santa Clara, CA 95054

Phone: 408-567-1000

Fax: 408-496-6080



CALIFORNIA

sales@silvaco.com

408-567-1000

MASSACHUSETTS

masales@silvaco.com

978-323-7901

TEXAS

txsales@silvaco.com

512-418-2929

JAPAN

jp-sales@silvaco.com

EUROPE

eu-sales@silvaco.com

FRANCE

eu-sales@silvaco.com

KOREA

kr-sales@silvaco.com

TAIWAN

tw-sales@silvaco.com

SINGAPORE

sg-sales@silvaco.com

CHINA

cn-sales@silvaco.com

WWW.SILVACO.COM

Rev 062719

71106