Process Simulation
Device Simulation
Interactive Tools
Licensing
Design Flows
|
Simulation Standard - 1998

|
Volume 9, Number 1, January 1998
Local Optimization Templates for Extracting BSIMv3v3.1 Pramaeters in UTMOST III
The SmartSpice Interface to Cadence (revisited)
CellRATER from Tavern Technology
Cell Characterization with MODIF Statement in SmartSpice
Hints & Tips
|
|

|
Volume 9, Number 2, February 1998
3D Simulation of Power Devices Using Giga3D and MixedMode3D
Mixed Simulation of Power Electronic Converters
Poly Depletion Effects in Sub-Micron MOSFETS
Mesh Control in ATHENA
Hints & Tips
|

|
Volume 9, Number 3, March 1998
Savage Enhanced with Recognition and Reporting of Hierarchical Structure of Errors
Scanbox Approach to Shape Reconstruction for Automated Reticle Inspection
Circuit Verification via Hypergraph Realization
Hints & Tips
|
|


|
Volume 9, Number 4, April 1998
BSIM3SOI - Level=25 Model Released in SmartSpice
Release of Upgraded SmartSpice Interface to Cadence
Advanced Cell Characterization Using SmartSpice Scripting Features
UTMOST Log File Conversion for TonyPlot
Release of RPI Amorphous Silicon and Polysilicon TFT Models in SmartSpice and UTMOST
Spice Model Validation
Hints & Tips
|
|


|
Volume 9, Number 5, May 1998
Ultra-Fast Device Simulation With Monte Carlo Tuned Transport Models in FastBlaze
ATLAS/Mixed / Mode Simulation of a Three Stage CMOS Ring Oscillator Part 1
Low-Power Systems-on-a-Chip CAD
Calibrating Reverse Short Channel Effects in MOSFETs
Hints & Tips
|


|
Volume 9, Number 6, June 1998
Maverick: Hierarchical Netlist Extractor for PC Platforms
Optimum Standard Cell Layout Using Weighted Cycle Linear Placement
Hints & Tips
|


|
Volume 9, Number 7, July 1998
BSIM3v3.2 Model Released in SmartSpice and UTMOST III
EkV MOSFET Model Version 2.6 Now Available in SmartSpice and UTMOST
SmartSpice v.1.5.5 Release Notes
UTMOST File Format Explosion
Hints & Tips
|

|
Volume 9, Number 8, August 1998
Simulation Accurate 3D Geometries for Interconnect Parasitic Extraction Using CLEVER
Fourier Transform Analysis for Large Signal Frequency Response in ATLAS
Simulating Redeposition During ETCH Using a Monte Carlo Plasma Etch Model
Hints & Tips
|
|

|
Volume 9, Number 9, September 1998
Real- time DRC in Expert Layout Editor
Recursive Cutting of Rectangular Partitions for VLSI Floorplanning
Hints & Tips
|

|
Volume 9, Number 10, October 1998
Parallel ALTER Statements in SmartSpice
Philips Model 9: New MM9 Extraction Routine in UTMOST III
Scholar - An Advanced Hierarchical Schematic Capture
SPAYN - Recent Developments
Hints & Tips
|


|
Volume 9, Number 11, November 1998
Validation of CLEVER Interconnect Parasitics with 0.18 um Process Measurements
Accurate, High Speed Physics in FastBlaze
Calibrating a Typical Bipolar Process Flow
New Model for High Energy Implants in ATHENA
Hints & Tips
|


|
Volume 9, Number 12, December 1998
Expert Expanded with Client-Server Project/Library Management
LISA
Hints & Tips
|
|
 |