Nanoscale Devices

The full text most of these papers may be found at the IEEE website at www.ieee.org.

V. Sverdlov, E. Ungersboeck, H. Kosina and S. Selberherr,
"Current transport models for nanoscale semiconductor devices", Materials Science and Engineering: R: Reports, Vol. 58, Issue 6, 7 January 2008, pp. 228-270.

Abhinav Kranti and G. Alastair Armstrong,
"Source/drain extension region engineering in nanoscale double gate SOI MOSFETs: Novel design methodology for low-voltage analog applications", Microelectronic Engineering, Vol. 84, Issue 12, December 2007, pp. 2775-2784.

Chi-Woo Lee, Se-Re-Na Yun, Chong-Gun Yu, Jong-Tae Park and Jean-Pierre Colinge, "Device design guidelines for nano-scale MuGFETs", Solid-State Electronics, Vol. 51, Issue 3, March 2007, pp. 505-510.

© 1984 - Silvaco Data Systems Inc. - Trademarks - Privacy Policy
Search SiteMap Home Home