



FULL CHIP LPE RULE FILE GENERATOR




EXACT delivers the most accurate interconnect models for nanometer semiconductor processes and generates full chip layout parameter extraction (LPE) rule files. EXACT's powerful 3D field solver and scripting language allows support for any full chip parasitic extractor.



- **Powerful 3D field solver supports non-planar semiconductor profiles for accurately modeling irregular etch profiles, dual damascene, and low-K dielectrics**
- **3D field solver calculates interconnect capacitance models to deliver highest accuracy LPE rule files without compromising extraction performance**
- **Intuitive and user-friendly graphical interface for process layer description and test structure definition for beginner and experienced process technology developers**
- **Standard mode of operation handles most conventional processes whereas advanced mode can be used for more complex and non-planar process definition**
- **Powerful scripting language allows data manipulation into any format**



Front-end to EXACT.




Multilevel metal process with conformally deposited, non-planar multiple dielectrics.

Ease of Use and Adoption


- Automatic deck generation and submission to 3D field solver
- Menu-driven parameterized layout generator for test structure and pattern generation
- Easy LPE rule file generation with LISA scripting language
- Flexible architecture for fitting raw parasitic data into a wide range of custom equations for xCalibre, Calibre xRC, Diva/Dracula LPE, HIPEX
- Process and layout preview

Productivity and Versatility


- Batch mode option allows automated re-characterization runs
- Advanced mode operation gives experienced user access to the more advanced process models
- Ability to perform statistical analysis on capacitance variations
- Easy to understand extracted capacitance tables that facilitate the analysis of the experiment
- Worksheet/Optimizer
- Support Multi-processor machines
- Auto selection of 1D/2D/3D modes




Example test structure created and used in EXACT.



EXACT allows easy creation of parameterized layouts for any test structure to be used in the Design of Experiments.



Comparison of the original EXACT capacitance data and the equation used to fit the data which has the optimized coefficients



Optimizer window that allows interactive control of the fitting process.

Advanced Semiconductor Process Support

Interconnect parasitic capacitance modeling support for

- Planar and non-planar dielectrics
- Low-K dielectric and copper damascene process
- Conformal dielectrics deposition
- Sub-wavelength lithographic effects due to optical proximity correction (OPC)
- Process variations impact on interconnect capacitance
- Statistical analysis and worst-case parasitic analysis by applying known process margins to extracted data
- Powerful 3D solver supports non-planar semiconductor profiles for accurately modeling irregular etch profiles, dual damascene, and low-K dielectrics
- 3D field solver calibrates interconnect capacitance models to deliver highest accuracy LPE rule files without compromising extraction performance
- Built-in Optimizer enables improved fitting and process optimization
- Ability to simulate dummy metal

	Layer	Layer1	Layer2	LAYER1SPACE	R_Gnd_L1p	R_Gnd_L1r	R_Gnd_L2r	L1L_L1p	L1L_L1r	L1p_L1r	L2r_L2r
1	OneArray	poly	metal	0.22	8.09936e-17	4.51592e-17	8.13099e-17	1.46186e-16	4.62311e-18	1.44105e-16	
2	OneArray	poly	metal	0.291333	8.33744e-17	4.73698e-17	8.14279e-17	1.1424e-16	3.625e-18	1.15889e-16	
3	OneArray	poly	metal	0.366667	8.40604e-17	5.0351e-17	8.52112e-17	1.94212e-16	3.36879e-18	9.40497e-17	
4	OneArray	poly	metal	0.44	8.65129e-17	5.42286e-17	8.53111e-17	1.7798708e-17	2.6058e-18	8.15221e-17	
5	OneArray	poly	metal	0.513333	8.91781e-17	5.67424e-17	8.79593e-17	6.9387e-17	2.32045e-18	6.92771e-17	
6	OneArray	poly	metal	0.586667	9.06651e-17	5.90598e-17	9.00667e-17	6.0751e-17	2.24586e-18	6.0611e-17	
7	OneArray	poly	metal	0.66	9.07842e-17	6.30906e-17	9.17225e-17	7.539683e-17	2.06968e-18	5.45628e-17	
8	OneArray	poly	metal	0.733333	9.16044e-17	6.49551e-17	9.309e-17	7.491778e-17	2.0021e-18	4.9456e-17	
9	OneArray	poly	metal	0.806667	9.37161e-17	6.72949e-17	9.40862e-17	4.5173e-17	1.9723e-18	4.4352e-17	
10	OneArray	poly	metal	0.88	9.52077e-17	7.06899e-17	9.60046e-17	4.05624e-17	2.07349e-18	3.89669e-17	
11	OneArray	poly	metal2	0.22	5.59721e-17	2.80814e-17	5.60189e-17	1.51817e-16	6.62864e-18	1.51838e-16	
12	OneArray	poly	metal2	0.291333	5.70343e-17	2.91774e-17	5.5332e-17	1.7120472e-16	6.13716e-18	1.22261e-16	
13	OneArray	poly	metal2	0.366667	5.86382e-17	3.0159e-17	5.49949e-17	1.01743e-16	5.58901e-18	1.22954e-16	
14	OneArray	poly	metal2	0.44	5.8251e-17	3.29999e-17	5.6073e-17	7.81616e-16	4.97429e-18	8.92311e-17	
15	OneArray	poly	metal2	0.513333	5.92601e-17	3.39124e-17	5.79216e-17	7.77293e-16	4.49516e-18	7.85324e-17	
16	OneArray	poly	metal2	0.586667	6.09285e-17	3.51995e-17	5.9577e-17	7.585946e-16	4.21936e-18	7.06442e-17	
17	OneArray	poly	metal2	0.66	6.18611e-17	3.55972e-17	5.97112e-17	6.31335e-16	4.48088e-18	6.42818e-17	
18	OneArray	poly	metal2	0.733333	6.22332e-17	3.80537e-17	6.05117e-17	5.83862e-16	3.35816e-18	5.85933e-17	
19	OneArray	poly	metal2	0.806667	6.33814e-17	3.8895e-17	6.11998e-17	5.33451e-16	3.52752e-18	5.46181e-17	
20	OneArray	poly	metal2	0.88	6.40721e-17	4.11291e-17	6.19433e-17	4.92721e-16	3.04111e-18	5.04595e-17	
21	ParallelPla	poly	metal								
22	ParallelPla	poly	metal2								

The EXACT worksheet showing the data from the experiment.



```

CAPACITANCE INTRINSIC FRINGE metal2
[
  PROPERTY C
  max_calldistance = 5
  max_distance = 3
  C = 0.0
  if (distance() > 0.0) {
    C = 0.01001*(1.0 - exp(-1.65*(distance()+0.075)))*length()
  }
  if (distance() <= 0.0) {
    C = 0.0304042* length()
  }
]

CAPACITANCE NEARBODY poly1
[
  PROPERTY C
  max_width = 3
  max_distance = 3
  C=0.932762*length()*pow(0.1,0.0536348)*1.0*(exp((-distance()*1.60124)-2.96352)
  + (0.00677904/pow(distance(),1.3288)))
]

```

Mentor Graphics xCalibre/Calibre xRC rule file generated by EXACT.



Variation of capacitance coefficient with process variables can be seen graphically in (a) or analyzed statistically as shown in (b). The histogram shows the expected distribution in lateral capacitance with known margin on metal geometry.

EXACT Inputs/Outputs



SILVACO

HEADQUARTERS

4701 Patrick Henry Drive, Bldg. 2

Santa Clara, CA 95054 USA

Phone: 408-654-4309

Fax: 408-496-6080

JAPAN jpsales@silvaco.com

EUROPE eusales@silvaco.com

KOREA krsales@silvaco.com

TAIWAN twsales@silvaco.com

SINGAPORE sgsales@silvaco.com

CALIFORNIA sales@silvaco.com

408-567-1000

MASSACHUSETTS masales@silvaco.com

978-323-7901

TEXAS txsales@silvaco.com

512-418-2929

ARIZONA azsales@silvaco.com

480-947-2900

WWW.SILVACO.COM

Rev. 102507_28