#1===============

Analog Behavioral Modeling Environment

 

#2===============

SmartSpice Optimizer Capability

 

#3 ============================

new caption:

Verilog-A and SmartSpice run-time environment integration.

#4=================================

Verilog-A Key Features

#5 ========================================

Compact Model Development

#6=========================================

new caption:

Verilog-A environment allows development of compiled models for any .DC, .TRAN, .AC, .NOISE , or .TEMP capability.

 

#7=========================================

new caption:

Free Open-Source Verilog-A Device Models available from the Simucad website.

 

#8=========================================

new caption:

A digital PLL example showing a design flow using Verilog-A.