|
|||||||
Home
Product Map
Product Examples
TCAD
Process Simulation
Device Simulation
Stress Simulation
Interactive Tools
Virtual Wafer Fab
Analog / AMS / RF
Custom IC CAD
Interconnect Modeling
Digital CAD
Licensing
Overview
TCAD Unlimited
EDA Unlimited
Universal Tokens
Token Card
TCAD Omni
Term-Based
Perpetual
EDA Academic Suite
Downloads & Support
Locations/Contact Us
PDK Design Flows
Overview
Available PDKs
Foundry Partners
Quality and Testing
Maintainability
PDK Development Services
Documentation & Training
Migration to Silvaco PDKs
Technical Library
Services
Overview
TCAD Services
SPICE Modeling
Parasitic Extraction
PDK Development
Cell Libraries and Blocks
University Program
Government Programs
Corporate
|
American Semiconductor Successfully Employs Silvaco's Spider Place & Route Software for 130nm DesignBoise, ID and Santa Clara, CA – Tuesday, April 14th, 2010 American Semiconductor today announced the first pass success of a 130nm chip design using their proprietary Flexfet technology and Silvaco's Mixed-Signal EDA tool flow. This advanced design, which was developed for a US Government customer, highlighted new capabilities of the Silvaco flow in the Place & Route market using the Spider tool set. Spider is an advanced place and route package delivering netlist to GDSII design without layer or complexity restrictions, placement optimization, and powerful "on the fly" what-if capabilities. American Semiconductor Design Services has integrated Silvaco's Spider place and route tool into the Flexfet design flow, extending the use of Silvaco tools. "We have been using the Silvaco custom design, layout, and physical verification tools for a number of years for our mixed-signal designs," said Dale Wilson, Director of Design and Test at American Semiconductor. "Spider provided us with a cost effective place-and-route solution to expand our capabilities. With Silvaco's excellent customer support, our design team was able to quickly integrate Spider into our EDA flow and complete our first design with the tool." "Our first design using Spider was a microprocessor designed in the 130nm Flexfet process," said Doug Hackler, President and CEO of American Semiconductor. "Based on our initial success with Spider, it has become our preferred place-and-route tool. We are underway with our second 130nm Flexfet design using Spider for place-and-route." "Cost effective tools are very important for many projects we work with, from small companies doing SBIR research, commercial designs, support of government prime contractors, or directly with agencies such as Air Force, DARPA, and NASA," said Richard Chaney, General Manager of American Semiconductor. "We have had great success leveraging the Silvaco tool suite to support our ITAR-compliant Design Services group as well as providing foundry support for Flexfet Advanced CMOS." "The successful integration of Spider into commercial and military design projects at 130nm is a major accomplishment and a victory for both small and large companies looking for Place & Route capabilities at an affordable price point," said Mark Maurer, Director of Silvaco's Government Business Division. About American Semiconductor American Semiconductor, Inc., the American Semiconductor logo, Flexfet, FleX, and the Flexfet logo are trademarks of American Semiconductor, Inc. All other trademarks are the property of their respective owners. Contact: About Silvaco, Inc. Contact: |
||||||
Copyright © 1984 -
SILVACO, Inc. -
Trademarks - Privacy Policy
|
|||||||