 |
 |
 |
 |
Home
Product Map
Product Examples
TCAD
Process Simulation
Device Simulation
Stress Simulation
Interactive Tools
Virtual Wafer Fab
TCAD Videos
Analog / AMS / RF
Custom IC CAD
Interconnect Modeling
Digital CAD
Downloads & Support
Licensing
Overview
TCAD Unlimited
Universal Tokens
Token Card
TCAD Omni
Term-Based
Perpetual
EDA Academic Suite
PDK Design Flows
Overview
Available PDKs
Foundry Partners
Quality and Testing
Maintainability
PDK Development Services
Documentation & Training
Migration to Silvaco PDKs
Technical Library
Services
Overview
TCAD Services
SPICE Modeling
Parasitic Extraction
PDK Development
Cell Libraries and Blocks
University Program
Government Programs
Locations/Contact Us
Corporate
EDA Tools Certified for Use With TSMC CRN65LP PDK
| PDK ID: | tsmc-crn65lp | |
| Current PDK Ver.: | 1.1.1.R | |
| PDK Release date: | May 26th, 2009 | |
| Technology name: | 65NM COMS Mixed Signal RF SALICIDE Low-K IMD 1P6M-1P9M PDK (CRN65LP) | |
| Tool | Version | |
|---|---|---|
| Gateway Schematic Editor | 2.8.20.R | |
| SmartSpice Analog Circuit Simulator | 3.11.56.C | |
| SmartSpice RF Harmonic Balance Based Circuit Simulator | 1.4.6.R | |
| Expert Layout Editor | 4.4.20.R | |
| Guardian DRC/LVS/NET Physical Verification Products | 4.4.20.R | |
| HIPEX Full-Chip Parasitic Extraction Products | 3.2.13.R | |
| SmartView WaveForm Viewer | 2.22.8.R | |
Please see PDK summary for changes and important version migration information.
Copyright © 1984 -
SILVACO, Inc. -
Trademarks - Privacy Policy